Subject: PicoZed 7010/7015/7020/7030 Revision C – PS MIO47 to JX3 Connector and Ethernet Reset.

Products Affected: This PCN affects all PicoZed 7010/7015/7020/7030 Revision C boards.

Change Description: Revision C of the PicoZed 7010/7015/7020/7030 shares the processor subsystem MIO pin 47 with an Ethernet Reset RC circuit and the JX3 Connector.

By default, the MIO 47 pin drives the JX3 Connector at Pin 40 (JX3.40). A 0-ohm resistor jumper JT7 is provided in order to change control of MIO 47 between the JX3 Connector and Ethernet Reset RC circuit.

A GND pin existed at JX3.40 on previous revisions of PicoZed.

Reason for Change: The addition of MIO47 to the JX3 Connector at Pin 40 provides full access to the processor subsystem MIO pins and the peripherals that are available to it without limitation.

Revision B of the PicoZed modules dedicated the function of MIO pin 47 to the Ethernet Reset control. The lack of MIO47 availability on the JX3 Connector specifically prohibited full connectivity to the second processor USB port.

The Revision C PicoZed Ethernet Reset contains an RC circuit to meet Marvell reset time requirements and does not require explicit control. For those who need explicit PicoZed Ethernet Reset control via MIO 47 for production volumes of PicoZed, please contact customize@avnet.com to request the placement of the 0-ohm JT7 resistor at the alternative position.

Additional Support: For any questions regarding this PCN you may contact your local Avnet sales representative.