The following reference designs are provided “AS IS”. If you have questions, please utilize the on-line forums in seeking help.
(Requires Login)
This tutorial provides a means to integrate several different technologies on a single platform. Using the Avnet ZedBoard, we have the power of a 32-bit 667 MHz dual core Arm-9 Cortex processor chip, combined with the unrivaled flexibility of Xilinx programmable logic to implement custom hardware systems. We use a Linux kernel as the foundation operating system running on the processor cores, but also add on a fully featured desktop from Ubuntu, contained in the root file system. The desktop allows the ZedBoard to function as a personal computer using a USB Keyboard and mouse, along with an HDMI monitor.
Iperf is most commonly used for measuring maximum TCP and UDP bandwidth performance. Iperf allows the tuning of various parameters and UDP characteristics. Iperf also has capability to report bandwidth, delay jitter, and datagram loss. This tutorial builds upon the Zynq Linux SpeedWay training material and describes how to build Iperf from source code and use this application for network performance testing on ZedBoard.
This tutorial builds upon the Zynq Linux SpeedWay training material and describes how to implement USB host functionality for ZedBoard. The 14.4 and 14.5 versions of the tutorial also include instructions for updating to later releases of the Zynq Linux kernel.
Note: Requires Analog Devices SDR Kit, MathWorks MATLAB & Simulink R2012b (DSP and Signal Processing Toolboxex), and ISE DSP Edition
The Zynq-7000 SoC / Analog Devices SDR Kit base demonstration design provides a Linux-based framework for baseband and RF signal transmission and reception; a good starting point for integration of user-defined functionality for wireless communications. This demo uses model-based design techniques with MathWorks Simulink and Xilinx System Generator for system-level simulation of a QPSK symbol generator and digital up/down-converter signal chain, which will subsequently augment the base design of the SDR kit.